mirror of
https://github.com/github/codeql.git
synced 2026-04-29 18:55:14 +02:00
This refactors the SSA stages of the IR so that instructions which have a modeled memory result in the unaliased SSA stage do not have SSA recomputed in the aliased SSA stage.